

Table of Contents	
PAGE	DESCRIPTION
01	FRONT PAGE
02	Hawaii Block Diagram
03	SKYLAKE 1/15 eDP/DDI/MISC
04	SKYLAKE 2/15(DDR4 I/F)
05	SKYLAKE 3/15(PowerManger)
06	SKYLAKE 4/15 (POWER-1)
07	SKYLAKE 5/15 (POWER-2)
08	SKYLAKE 6/15 (POWER-3)
09	SKYLAKE 7/15 (GND)
10	SKYLAKE 8/15 (RSV)
11	SKYLAKE 9/15(SPI/LPC/SM)
12	SKYLAKE 10/15(Strap)
13	SKYLAKE 11/15 (PCIe/USB)
14	SKYLAKE 12/15 (CLK/EMMC)
15	SKYLAKE 13/15 (HDA/GPIO)
16	SKYPAKE 14/15(PCH POWER)
17	SKYLAKE 15/15 XDP & APS
18	DDR4 DIMM0-STD H=8
19	DDR4 DIMM1-STD H=4
20	LVDS converter RTD2136
21	LCD CONN/CCD/TouchPanel
22	HDMI
23	Audio Codec(ALC3252)
24	RTL8161/RJ45
25	SATA RE-DEIVER
26	WLAN(NGFF)/HDD/ODD
27	Card Reader CONN
28	USB3.0 X 2/USB2.0 X 2
29	EC (IT8987)
30	Thermal/FAN/LEDs
31	JUMPER/LPCHeader
32	Blank
33	N16V-GMR (PCIe I/F) /NVDD
34	N16V-GMR (MEMORY)
35	N16V-GMR (DISPLAY)
36	N16V-GMR (GPIO/STRAPS)
37	N16V-GMR POWER/GND
38	VRAM DDR3 (BGA96)
39	+3V_S5/+5V_S5(RT6575AGQW)
40	+VDDQ (RT8231B)
41	+1V_S5 (TPS51211)
42	+1.8V_S5 (RT8068A)
43	CPU VR (NCP81206)
44	+VCCORE / +VCCGT
45	+VCCSA (NCP81253)
46	Load switch IC (APL3523A)
47	DC-IN
48	Discharge
49	+12V
50	OZ554
51	GPU_CORE (RT8812A)
52	DGPU +1.05V / +1.5V
53	Power Sequence
54	Power Sequence Diagram
55	SMBUS Map


# Intel Skylake-U Platform

## Skylake-U CPU (TDP 15W) SoC


Project Information  
Phase: EVT

PCB AND SILKSCREEN COLOR		
Program Phase	Color of PCB	Silkscreen
EVT	RED	YELLOW
DVT	LIGHT BLUE	YELLOW
PVT/MVB / PRODUCTION	GREEN	WHITE

# Intel Skylake-U Platform Block Diagram (Hawaii-G/-U)









HP Restricted Secret



eDP\_COMPIO and ICOMPIO signals should be shorted near balls and routed with typical impedance <25 mohms


Reserve EDP\_HPD opposites circuit!



HP Restricted Secret




## SkyLake ULT Processor (DDR4 IL)



SKL\_ULT  
REV = 1

2 OF 20







SKL\_UL1  
REV = 1

3 OF 20

HP Restricted Secret





Size Custom	Document Number <b>SKL CPU DDR</b>	Rev 1A
Date: Wednesday, March 09, 2016	Sheet 4 of 58	



 **Quanta Computer Inc.**  
PROJECT: HP-Hawaii










**HP Restricted Secret**



**PROJECT: HP-Hawaii**

Size Custom	Document Number <b>SKL CPU Power</b>	Rev 1A
Date: Wednesday, March 09, 2016	Sheet 8 of 58	



HP Restricted Secret



Quanta Computer Inc.


PROJECT: HP-Hawaii

Size  
Custom Document Number  
SKL CPU GND

Date: Wednesday, March 09, 2016

Sheet 9 of 58

Rev  
1A




### Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	CFG3 R400 *1K 4
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	CFG4 R402 1K 4

HP Restricted Secret

		Rev 1A
PROJECT: HP-Hawaii		
Size Custom	Document Number SKL CPU RSVD	
Date: Wednesday, March 09, 2016	Sheet 10 of 58	



The schematic shows the SPI interface between the AD9232 and the AD9234. The AD9232 (left) has pins SERIRQ (R516, 10K 4), CLKRUN# (R503, 8.2K/F 4), SIO\_EXT\_SMI# (R525, 10K 4), EC\_RCIN# (R495, 10K 4), and PCI\_SERR# (R512, 10K 4). The AD9234 (right) has pins SMB\_PCH\_CLK (R206, 2.2K 4), SMB\_PCH\_DAT (R207, 2.2K 4), SMB\_ME1\_CLK (R234, 1K 4), SMB\_ME1\_DAT (R233, 1K 4), SMB\_ME0\_CLK (R217, 499/F 4), and SMB\_ME0\_DAT (R521, 499/F 4). Both chips are connected to a +3V supply.

[illegible]

**EC-PV-01**

EC Pin	Signal	EC Pin	Signal
R278	0'S 4	EC_SPI_CS0#	[29]
R258	0'S 4	EC_SPI_CLK	[29]
R259	0'S 4	EC_SPI_MOSI	[29]
R270	0'S 4	EC_SPI_MISO	[29]
R263	0'S 4		
R257	0'S 4	TP36	
		TP32	

**EC**

**ROM recovery**

EC Pin	Signal	EC Pin	Signal
PCH_SPI_CS0#	[31]	PCH_SPI_CS0#	[31]
PCH_SPI_CLK	[31]	PCH_SPI_CLK	[31]
PCH_SPI_MOSI	[17,31]	PCH_SPI_MOSI	[17,31]
PCH_SPI_MISO	[31]	PCH_SPI_MISO	[31]
PCH_SPI_I02	[17,31]	PCH_SPI_I02	[17,31]
PCH_SPI_I03		PCH_SPI_I03	

The schematic shows the connection of a BIOS chip (U7) to a ROM recovery reserve circuit. The BIOS chip has pins for PCH\_SPI\_CS#0, PCH\_SPI\_CLK, PCH\_SPI\_MOSI, PCH\_SPI\_MISO, PCH\_SPI\_I2O, PCH\_SPI\_IO3, CE#, SCK, SI, SO, HOLD#, WP#, and VSS. The ROM recovery reserve circuit includes resistors R274, R276, R277, R278, R279, R280, R281, R282, R283, R284, R285, R286, R287, R288, R289, R290, R291, R292, R293, R294, R295, R296, R297, R298, R299, R300, R301, R302, R303, R304, R305, R306, R307, R308, R309, R310, R311, R312, R313, R314, R315, R316, R317, R318, R319, R320, R321, R322, R323, R324, R325, R326, R327, R328, R329, R330, R331, R332, R333, R334, R335, R336, R337, R338, R339, R340, R341, R342, R343, R344, R345, R346, R347, R348, R349, R350, R351, R352, R353, R354, R355, R356, R357, R358, R359, R360, R361, R362, R363, R364, R365, R366, R367, R368, R369, R370, R371, R372, R373, R374, R375, R376, R377, R378, R379, R380, R381, R382, R383, R384, R385, R386, R387, R388, R389, R390, R391, R392, R393, R394, R395, R396, R397, R398, R399, R400, R401, R402, R403, R404, R405, R406, R407, R408, R409, R410, R411, R412, R413, R414, R415, R416, R417, R418, R419, R420, R421, R422, R423, R424, R425, R426, R427, R428, R429, R430, R431, R432, R433, R434, R435, R436, R437, R438, R439, R440, R441, R442, R443, R444, R445, R446, R447, R448, R449, R450, R451, R452, R453, R454, R455, R456, R457, R458, R459, R460, R461, R462, R463, R464, R465, R466, R467, R468, R469, R470, R471, R472, R473, R474, R475, R476, R477, R478, R479, R480, R481, R482, R483, R484, R485, R486, R487, R488, R489, R490, R491, R492, R493, R494, R495, R496, R497, R498, R499, R500, R501, R502, R503, R504, R505, R506, R507, R508, R509, R510, R511, R512, R513, R514, R515, R516, R517, R518, R519, R520, R521, R522, R523, R524, R525, R526, R527, R528, R529, R530, R531, R532, R533, R534, R535, R536, R537, R538, R539, R540, R541, R542, R543, R544, R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825, R826, R827, R828, R829, R830, R831, R832, R833, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900, R901, R902, R903, R904, R905, R906, R907, R908, R909, R910, R911, R912, R913, R914, R915, R916, R917, R918, R919, R920, R921, R922, R923, R924, R925, R926, R927, R928, R929, R930, R931, R932, R933, R934, R935, R936, R937, R938, R939, R940, R941, R942, R943, R944, R945, R946, R947, R948, R949, R950, R951, R952, R953, R954, R955, R956, R957, R958, R959, R960, R961, R962, R963, R964, R965, R966, R967, R968, R969, R970, R971, R972, R973, R974, R975, R976, R977, R978, R979, R980, R981, R982, R983, R984, R985, R986, R987, R988, R989, R990, R991, R992, R993, R994, R995, R996, R997, R998, R999, R1000.

Vender	Size	P/N
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GD	8MB	AKE2EZN0Q00 (GD25B64CSIGR)
Socket		DFHS08FS023

TP39	←	PCH_SPI_CS0#_R	PCH_SPI_CS0#_R [31]
TP34	←	PCH_SPI_CLK_R	
TP35	←	PCH_SPI_MOSI_R	
TP38	←	PCH_SPI_MISO_R	
TP37	←	BIOS_WP#	
TP33	←	BIOS_HOLD#	

**HP Restricted Secret**



**Quanta Computer Inc.**





**PROJECT: HP-Hawaii**

Size	Document Number
Custom	SKL CPU SPI/LPC/SMB

Date: Tuesday, March 15, 2016 Sheet 11 of 58

# Functional Strap Definitions

**DESIGN NOTE:**  
WEAK PULL UP RESISTOR PRESENT ON THIS NET




No Boot:  
The signal has a weak internal pull-down.  
0 = Enable security measures defined in the Flash Descriptor.  
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.

No Boot:  
The signal has a weak internal pull-down.  
0 = Disable No Reboot mode.  
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.


No Boot:  
The signal has a weak internal pull-down.  
0 = LPC is selected for EC.  
1 = eSPI is selected for EC.

HP Restricted Secret

 **Quanta Computer Inc.**  
PROJECT: HP-Hawaii

Size Custom	Document Number SKL CPU Strap	Rev. 1A
----------------	----------------------------------	------------


Date: Wednesday, March 09, 2016 Sheet 12 of 58




HP Restricted Secret


Quanta Computer Inc.  
PROJECT: HP-Hawaii

Size Custom Document Number SKL CPU PCIE/USB/SATA Rev 1A  
Date: Wednesday, March 09, 2016 Sheet 13 of 58







HP Restricted Secret



**Quanta Computer Inc.**  
PROJECT: HP-Hawaii

Size Custom	Document Number SKL CPU HDA/GPIO	Rev 1A
Date: Thursday, March 10, 2016	Sheet 15 of 58	

[10,14,17,41,46,48] +1V\_S5  
[10,29,42,46,48] +1.8V\_S5  
[5,11,12,13,15,17,18,21,24,26,29,31,32,39,40,41,42,46,47,48,52] +3V\_S5  
[5,14] +3V\_RTC\_2  
[3,5,11,12,13,14,17,18,19,20,21,22,24,25,29,30,34,35,43,46,51,52] +3V






**HP Restricted Secret**



**Quanta Computer Inc.**

**PROJECT: HP-Hawaii**


Size: Custom  
Document Number: SKL CPU Power (PCH)  
Date: Wednesday, March 09, 2016  
Sheet: 16 of 58  
Rev: 1A




Pin connection diagram for the EC-PV-01 module. The diagram shows a 16-pin connector (CN2) on the left, labeled '55051-0180N-001'. The pins are numbered 1 to 16. Pin 1 is connected to a 220Ω resistor (R205) and a 0.4S capacitor. Pin 2 is connected to a 0.4S capacitor. Pin 3 is connected to the SUSB# pin (5,29). Pin 4 is connected to the SLP\_S5# pin (5,29). Pin 5 is connected to the SUSC# pin (5,29). Pin 6 is connected to the SLP\_A# pin (5). Pin 7 is connected to the RTC\_RST# pin (14). Pin 8 is connected to the DNBSWON# pin. Pin 9 is connected to the RTC\_RST# pin (14). Pin 10 is connected to the DNBSWON# pin. Pin 11 is connected to the DNBSWON# pin. Pin 12 is connected to the DNBSWON# pin. Pin 13 is connected to the DNBSWON# pin. Pin 14 is connected to the SYS\_RESET# pin (5). Pin 15 is connected to the PM\_SLP\_S0# pin (5,29). Pin 16 is connected to the PM\_SLP\_S0# pin (5,29). The diagram also shows a +3V\_S5 power supply connected to pin 1 and a ground connection at the bottom.




**Quanta Computer Inc.**  
PROJECT: HP-Hawaii




DDR4 SODIMM ODT GENERATION



VREF CA DIMM0 Solution








Place these Caps near So-Dimm0.





HP Restricted Secret

Quanta Computer Inc.  
PROJECT: HP-Hawaii  
Size Custom Document Number  
DDR4 SODIMM H=8  
Date: Tuesday, February 02, 2016 Sheet 18 of 58







## GPIO &amp; TESTING signals

In System Programming  
slave address=0xA8

RTD2136N:		MODE_CFG0 (PIN47)	
Mode Selection		0	1
MODE_CFG1(PIN48)	0	X	EP MODE
	1	ROM ONLY MODE	EEPROM MODE


Program EEPROM  
(F/W.EDID)  
slave address=0xA8

## DDC




HP Restricted Secret


## PANEL VCC CONTROL




## BackLight Enable






## LCDVCC Discharge Circuit



## Touch Panel



## CCD CONN





HP Restricted Secret

Quanta Computer Inc.  
PROJECT: HP-Hawaii

Size Custom Document Number LVDS CONN/DDC/Touch Panel Rev 1A  
Date: Thursday, March 17, 2016 Sheet 21 of 58


# HDMI CONN






[3,5,11,12,13,14,16,17,18,19,20,21,24,25,29,30,34,35,43,46,51,52]  
[21,23,26,27,30,32,46,47,51]

+3V  
+5V

21



For EMI








HP Restricted Secret


**Quanta Computer Inc.**

PROJECT: HP-Hawaii

Size Custom Document Number HDMI Rev 1A





Date: Monday, February 15, 2016 Sheet 22 of 58









# HDD REDRIVER

C44,C45,C46,C47 CLOSE TO RE-DRIVER IC



# ODD REDRIVER

C53,C57,C58,C59 CLOSE TO RE-DRIVER IC





HP Restricted Secret



Quanta Computer Inc.  
PROJECT: HP-Hawaii

Size: Custom  
Document Number: SATA Re-driver  
Date: Wednesday, January 27, 2016  
Sheet: 25 of 58  
Rev: 1A


Mini Card WLAN/BT(Optional) PCIe M.2\_power(S5)




## Card reader/Power button conn




HP Restricted Secret


 <b>Quanta Computer Inc.</b>		<b>Rev</b> 1A
<b>PROJECT: HP-Hawaii</b>		
<b>Size</b> A	<b>Document Number</b> Card reader/PWR BTN CONN	<b>Rev</b> 1A
<b>Date:</b> Tuesday, March 08, 2016		
<b>Sheet</b> 27 <b>of</b> 58		

USB 2.0



USB 2.0/3.0 Combo







## CLR\_CMOS


Jumper	Pre-production	Production
<b>BOOT_BLK_Recovery</b>	<b>X</b>	<b>X</b>
<b>BOOT_BLK_Enable</b>	<b>O</b>	<b>X</b>

Jumper	Type
<b>Pop CLR BIOS_DAT</b>	
<b>Pop CLR_PASSWD</b>	
<b>Pop BOOT_BLK_Recovery</b>	
<b>Pop BOOT_BLK_Enable</b>	




ON Chip select:Default:iinsatall (PROTO only)  
CONN MINI JUMPER 2P FS (P2.0,H5.0)

## ROM recovery (for pre-production only)




## LPC HEADER



CLR\_PASSWORD Default:install  
CONN MINI JUMPER 2P FS (P2.0,H5.0)



## TPM (1.2 or 2.0)





HP Restricted Secret

# RF/EMI Suggestion

31



## Holes




HP Restricted Secret






PROJECT: HP-Hawaii		
Size Custom	Document Number EMI/RF/Holes	Rev 1A
Date: Thursday, March 17, 2016	Sheet 32 of 58	

PEX\_IOVDD + PEX\_IOVDDQ = 1.042A


PEX\_PLL\_HVDD +  
PEX\_SVDD\_3V3 = 143mA



PEX\_PLLVDD = 130mA




[34,35,52] +1.05V\_VGA  
[35,36,37,51,52] +3.3V\_VGA






HP Restricted Secret

Quanta Computer Inc.  
PROJECT: HP-Hawaii


Size Custom Document Number N16V-GMR PCIE Rev 1A  
Date: Wednesday, March 09, 2016 Sheet 33 of 58



## Mode D Command Mapping




FB\_PLLAVDD = 55mA




FB\_DLLAVDD = 15mA




INT




VMA\_DQ[63:0] VMA\_DQ[63:0] [38]



VMA\_DM[7:0] [38]




VMA\_WDQS[7:0] [38]



VMA\_RDQS[7:0] [38]

FBVDDQ + FBVDD = 3.116A



[33,35,52] +1.05V\_VGA  
 [38,52] +1.5V\_VGA  
 [33,35,36,37,51,52] +3.3V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA





+1.5V\_VGA





+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA

+1.5V\_VGA





Logical Strap Bit Mapping

	PU-VDD	PD	QCI P/N
4.99K	1000	0000	CS24992FB26
10K	1001	0001	CS31002FB26
15K	1010	0010	CS31502FB24
20K	1011	0011	CS32002FB29
24.9K	1100	0100	CS32492FB16
30.1K	1101	0101	CS33012FB18
34.8K	1110	0110	CS33482FB06
45.3K	1111	0111	CS34532FB18

## N16V-GMR1 DID=0x134F


ROM\_SCLK = Stuff 4.99K pull down  
 ROM\_SO = Stuff 4.99K pull down  
 STRAP0 = Stuff 49.9K pull up  
 STRAP1 = NC  
 STRAP2 = NC  
 STRAP3 = NC  
 STRAP4 = NC  
 ROM\_SI = VRAM Configuration follow below table

## ROM\_SI

RAMCFG [3:0]	DESCRIPTION	1.5V DDR3	Vendor	Vendor P/N	ROM_SI	STN B/S	Configuration
0011	256Mx16						
1001	DDR3 256Mx16, 64bit, 4Gb, 1000MHz		Micron	MT41J256M16LY-091G:N	PD 20K ohm	AKD59GST102	Single Rank or
1000	DDR3 256Mx16, 64bit, 4Gb, 1000MHz		HYMIX	H5T44G63CPR-N0C	PD 30.1K ohm	AKD5P6DT7502	Single Rank stuffing for Dual Rank
			Samsung	K4W4G1646E-BC1A	PD 24.9K ohm		

## GPIO ASSIGNMENTS

GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor (GC6 1.0)
0	OUT	GC6_FB_EN	GC6 FB Enable (GC6 2.0)
5	OUT	+3V_MAIN_EN	Enable GC6 +3V_MAIN
6	OUT	FB_CLAMP_REQ#	Active low FB Clamp toggle request (GC6 1.0)
6	IN	DGPU_EVENT#	DGPU EVENT from CPU (GC6 2.0)
8	OUT	VGA_OVT#	ACTIVE LOW THERMAL OVER TEMP
9	OUT	ALERT	ACTIVE LOW THERMAL ALERT
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding




HP Restricted Secret



Quanta Computer Inc.	
PROJECT: HP-Hawaii	
Size Custom	Document Number
N16V-GMR GPIO/Strap	
Date: Monday, March 21, 2016	Sheet 36 of 58
Rev 1A	

NVDD = 19 A


+VGA\_CORE




VDD33 = 56mA



HP Restricted Secret

 <b>Quanta Computer Inc.</b> PROJECT: HP-Hawaii		Rev 1A
Document Number <b>N16V-GMR Power/GND</b>		Sheet 37 of 58
Date: Wednesday, March 09, 2016		

## CHANNEL A: 2048MB DDR3X16



HP Restricted Secret



Quanta Computer Inc.

PROJECT: HP-Hawaii


Size Custom Document Number N16V-GMR DDR3 VRAM Rev 1A

Date: Wednesday, March 09, 2016 Sheet 38 of 58



MOSFET	Package	ID (Ta=25°C)	Rds_on_max
TPCC8067-H	DFN3x3	9A	26m
TPCC8062-H	DFN3x3	27A	71m

EN0	ENC	REF	VREG3	VREG5	SMPS1	SMPS2
LOW	LOW	OFF	OFF	OFF	OFF	OFF
> 2.4V	LOW	ON	ON	ON	OFF	OFF
> 2.4V	> 2.4V	ON	ON	ON	ON	ON




**HP Restricted Secret**


**Quanta Computer Inc.**

**PROJECT: HP-Hawaii**

Size B	Document Number <b>+1V_S5</b>	Rev 1
Date:	Wednesday, March 09, 2016	Sheet 41 of 58




HP Restricted Secret

 **Quanta Computer Inc.**

PROJECT: HP-Hawaii



Size B	Document Number <b>+1.8V_S5</b>	Rev 1A
Date: Wednesday, March 09, 2016	Sheet 42 of 58	

- [3,5,11,12,13,14,16,17,18,19,20,21,22,24,25,29,30,34,35,46,51,52]  
 [30,32,39,40,41,44,45,46,47,48,49,50,51,52]  
 [5,21,23,27,28,32,39,40,41,45,46,47,48,52]  
 [7,45] +VCCSA  
 [8,44] +VCCGT  
 [3,5,6,7,10,46] +VCCSTPLL  
 [6,32,44] +VCC\_CORE  
 [44] CSN\_CORE  
 [44] SWN\_GT1



HP Restricted Secret







Size B	Document Number <b>CPU +VCC_CORE/+VCCGT</b>	Rev 1A
Date: Wednesday, March 09, 2016	Sheet 44 of 58	

[30,32,39,40,41,43,44,46,47,48,49,50,51,52] +VIN  
 [5,21,23,27,28,32,39,40,41,43,46,47,48,52] +5V\_S5  
 [7,43] +VCCSA



VCCSA



HP Restricted Secret

		Quanta Computer Inc.	
		PROJECT: HP-Hawaii	
Size Custom	Document Number	CPU +VCCSA	
Date:	Wednesday, March 09, 2016	Sheet	45 of 58

Rev  
1A





**PROJECT: HP-Hawaii**

Size Custom	Document Number <b>Load Switch</b>	Rev 1A
Date:	Monday, March 21, 2016	Sheet 46 of 58




Size	Document Number
Custom	DC IN


Rev  
1A



HP Restricted Secret

		
<b>Quanta Computer Inc.</b>		
PROJECT: HP-Hawaii		
Size B	Document Number	Rev 1A
Discharge		
Date: Wednesday, March 09, 2016	Sheet 48 of 58	

12V



HP Restricted Secret




Quanta Computer Inc.

PROJECT: HP-Hawaii

Size B	Document Number <b>+12V</b>	Rev 1A
Date: Wednesday, March 09, 2016	Sheet 49 of 58	

VLED  
Imax= 0.34A  
OCP=6 A  
Frequency=300kHz  
Ripple=14.1mV  
Delta IL = 1.5 A

P3P4  
POWER\_SHRT  
EC-SI-P01



PANEL\_SIZE Table

PANEL_Size[1:0]	Size
00	19.5"/9.53"
01	21.5"
10	23.6"/23.8"
11	Reserve

19.45" /19.53" PANEL\_ID Table

PANEL_ID[3:0]	Panel model
1111	No Connect
1110	INX M200HLJ-L20 FHD
1101	AUO M195RTN01.0 HD+
1100	LGD LM195WD1-TLA1 HD+
1010	Reserve


21.5" PANEL\_ID Table

PANEL_ID[3:0]	Panel model
1111	No Connect
1110	INX M215HJK-L3B FHD eDP
1101	SDC LTM215HL01 FHD
1100	LGD LM215WF3-S1N1 FHD
1011	Reserve


23.6" /23.8" PANEL\_ID Table

PANEL_ID[3:0]	Panel model
1111	No Connect
1110	INX M236HJK-L5B FHD eDP
1101	AUO M238HAN01.0 FHD
1100	LGD LM238WF1-S1E1 FHD
1011	SDC LTM238HL02 FHD
1010	Reserve


Panel\_ID[3:0] = 1111 & Panel\_Size[1:0] = 11 is reserved for cabling detection by "No connection".




HP Restricted Secret



51







HP Restricted Secret




Quanta Computer Inc.

PROJECT: HP-Hawaii








## N91 EE Schematic DB to SI Change List

EC#	Page	Description	Part Affected
EC-SI-01	17,18	Unstuff C205/C213 for DDR4 Issue	C205,C213
EC-SI-02	21	Change HDMI HPD signal from low active to high active	Q38,R638,R639
EC-SI-03	21	Modify Q37 MOSFET gate power source from +5V to +3V	Q37
EC-SI-04	28	Swap EC GPIO for reserving 2nd fan control	
EC-SI-05	22	Separate L/R channels for speaker connector	CN26,CN27
EC-SI-06	20	Add ESD protection for CCD	
EC-SI-07	29	Reserve 2nd FAN	
EC-SI-08	49	Reserve 100pF for CN15 (EMI suggestion)	
EC-SI-09	31	Add 2 GND pad for EMI	
EC-SI-10	25	Change ODD connector	CN21
EC-SI-11	26	Change connector of card reader daughter board	CN24
EC-SI-12	13,34	Change load cap for 32.768K/24M/27M due to vendor suggest	
EC-SI-13	All	Stuff EMC/ESD/RF materials	
EC-SI-14	35	Unstuff R437 for correct PSI setting	R437
EC-SI-15	22	Change AL7/AL8/AL9/AL11 as 0ohm from Realtek suggest	AL7,AL8,AL9,AL11

## N91 EE Schematic SI to PV Change List

EC#	Page	Description	Part Affected
EC-PV-01	All	Change 0ohm resistor to be short pad	
EC-PV-02	27	Remove reserved CMC of USB3.0	L28,L29,L30,L33

HP Restricted Secret

Size C	 <b>Quanta Computer Inc.</b>		Rev 1A
	PROJECT: HP-Hawaii		
	Document Number DB to SI Change List		
Date: Thursday, January 28, 2016	Sheet	57 of 58	


## N91 Power Schematic DB to SI Change List

EC#	Page	Description	Part Affected
EC-SI-P01	38~51	Change default open to default short	PJP1~PJP22
EC-SI-P02	48,49,51	Downsize components	PR283, PR285, PC12, PC28, PC184, PC185, PC174, PL3
EC-SI-P03	50, 51	Correct connection	
EC-SI-P04	38,40,42,50	Fine tune OCP function	PR134, PR135, PR101, PR21, PR70
EC-SI-P05	50	Change choke for transient	PL15
EC-SI-P06	40,51	Fine tune offset voltage	PR97, PR186
EC-SI-P07	38, 50	Change components for ripple voltage	PL21, PC72
EC-SI-P08	38,39	Add components for PG function	PR137, PR122
EC-SI-P09	39,40,45~47,50,51	Change components for common part using	PU6, PQ10, PQ13, PQ14, PQ49, PQ50, PR408~PR412, PR254, PR252, PQ4, PQ5, PQ26, PR172
EC-SI-P10	50	Fine tune soft start	PR76, PC243
EC-SI-P11	43	Add components for Efficiency	PQ19, PQ23
EC-SI-P12	42	Fine tune DVID setting	PR210, PR22
EC-SI-P13	42	Fine tune lout function	PR205, PR209, PC54, PC204
EC-SI-P14	42	Fine tune compensation	PR31, PC205

## N91 EE Schematic SI to PV Change List

EC#	Page	Description	Part Affected
EC-PV-P01	All	Change 0ohm resistor to short pad	
EC-PV-P02	42	Fine tune +VCCGT load line	PR14
EC-PV-P03	42	Fine tune +VCCGT lout function	PR195
EC-PV-P04	42	Fine tune Vcore OCP	PR208
EC-PV-P05	42	Fine tune Vcore lout function	PR209
EC-PV-P06	42	Fine tune Vcore Loadline	PR212, PR214

HP Restricted Secret

		<b>Quanta Computer Inc.</b>	
PROJECT: HP-Hawaii			
Size C	Document Number DB to SI Power Change List	Rev 1A	
Date: Wednesday, March 09, 2016	Sheet 58 of 58		